



ADJUSTABLE RESISTOR DEVICE FOR USE IN INTEGRATED CIRCUIT

BACKGROUND OF THE INVENTION

1. Field of the Invention

5 The present invention relates to an adjustable resistor device and, more particularly, to an adjustable resistor device for use in an integrated circuit (IC).

2. Description of Related Art

FIG. 1A shows a conventional adjustable resistor device for use in
10 an IC. The adjustable resistor device includes a resistor 10 and a plurality of cascaded resistors 11 and switches 12. Each of the switches 12 is controlled to be turned on or off in order to produce the desired equivalent resistance

$R_{eq} = R // \frac{XR_p}{k}$, where k is the number of switches 12 that are closed (i.e.,

switching on). However, Each of the switches 12 can be functionally
15 regarded as to comprise an equivalent resistor. Thus, the size required for each switch 12 usually will be relatively large in order to decrease the effect of the equivalent resistor which may affect the characteristics of the conventional adjustable resistor device. Such a large size required for switches may increase the manufacturing cost for an IC. If the size of the
20 switches 12 is reduced due to the size reduction of the IC, the equivalent resistor of the switches 12 may have a larger impaired affect on the adjustable resistor device. In addition, the stray capacitor effect of the switches 12 may become obvious that it can affect impedance

characteristics of the adjustable resistor device. FIG. 1B shows that the stray capacitor effect may affect the impedance characteristics of the adjustable resistor device especially at high frequency. This effect may cause an unpredictable impact on the IC operation.

5 SUMMARY OF THE INVENTION

The object of the present invention is to provide an adjustable resistor device with smaller IC area requirement and reduced stray capacitor effect.

According to the object of the present invention, an adjustable
10 resistor device is disclosed. The adjustable resistor device comprises a resistor and a plurality of metal oxide semiconductor (MOS) transistors coupled to the resistor. The MOS transistors are coupled in parallel and controlled by a plurality of corresponding control signals such that each of the MOS transistors is on either a triode region or a cutoff region.

15 Other objects, advantages, and novel features of the invention will become more apparent from the following detailed description when taken in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1A is a conventional adjustable resistor device for use in an
20 integrated circuit;

FIG. 1B is a schematic curve showing the effect of the stray capacitor of the switches on the impedance characteristic of the IC;

FIG. 2 is a circuit diagram of an adjustable resistor device for use in an IC in according with an embodiment of the invention; and

FIG. 3 is a circuit diagram of an adjustable resistor device for use in an IC in according with another embodiment of the invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

With reference to FIG. 2, there is shown a preferred embodiment of an adjustable resistor device for use in an IC. The adjustable resistor device disclosed in the embodiment includes a resistor 20 and a plurality of MOS transistors 21. In this embodiment, the MOS transistors 21 are PMOS transistors. The resistor 20 is coupled to a high potential V1 at the first end and a low potential V2 at the second end. The PMOS transistors are coupled in parallel and coupled to the resistor 20 at the second end. A plurality of control signals are used to controlling the corresponding MOS transistors 21 to operate on either the triode region or the cutoff region. If the transistor 21 is on the cutoff region, it can be neglected because the resistor 20 with much larger resistance is coupled in parallel to the transistor 21. If the transistor 21 is on the triode region, the equivalent resistor of the transistor 21 should be taken into consideration.

As cited, since the transistors 21 are in the triode region through the controlling of the corresponding control signals. The equivalent resistor of each transistor can be regulated and controlled by controlling the magnitude of the corresponding control signal applying on the gate of the MOS transistors 21.

In this embodiment, if a control voltage $\varphi 1$ is applied to the MOS transistors 21, the corresponding MOS transistors 21 operate on the triode region. If a control voltage $\varphi 2$ is applied to the MOS transistors 21, the

corresponding MOS transistors operate on the cutoff region. Thus, an equivalent resistance of the adjustable resistor device is $R // \frac{R_d}{k}$, where R is

resistance of the resistor 20, R_d is an equivalent resistance of the MOS transistor on the triode region, and k is the number of MOS transistors on

5 the triode region. It should be noted that there is a simplified presumption for the above description that the equivalent resistance of the MOS transistors 21 are the same if they are on the triode region. However, since the equivalent resistor of each transistor can be regulated and controlled by controlling the magnitude of the corresponding control signal, the
10 equivalent resistance of the adjustable resistor device can be in a much

more complicated form that $R // \frac{R_{d1}}{k_1} // \frac{R_{d2}}{k_2} // \frac{R_{d3}}{k_3} \dots$, wherein the R_{d1} , R_{d2} ,

$R_{d3} \dots$ are the equivalent resistance of the MOS transistors of different groups that the control signals in different magnitude are applied to the MOS transistors of different groups, and k_1 , k_2 , k_3, \dots are the number of
15 the MOS transistors of each group.

By analyzing the circuit, the sensitivity of the equivalent resistance to the applied voltage is given by:

$$\begin{aligned} \frac{\frac{\partial R_{eq}}{\partial V}}{R_{eq}} &= \frac{\frac{\partial}{\partial V} \left(R // \frac{R_d}{k} \right)}{R_{eq}} = \frac{\frac{\partial}{\partial V} \left(\frac{R * \frac{R_d}{k}}{R + \frac{R_d}{k}} \right)}{R_{eq}} = \frac{\frac{\partial}{\partial V} \left(\frac{R * R_d}{k * R + R_d} \right)}{R_{eq}} \\ &= \frac{(k * R + R_d) \frac{\partial R * R_d}{\partial V} - (R * R_d) \frac{\partial (k * R + R_d)}{\partial V}}{(k * R + R_d)^2} * \frac{1}{R_{eq}} \end{aligned}$$

$$\begin{aligned}
&= \frac{R(k * R + R_d) \frac{\partial R_d}{\partial V} - (R * R_d) \frac{\partial (R_d)}{\partial V}}{(k * R + R_d)^2} * \frac{1}{\left(\frac{R * R_d}{k * R + R_d} \right)} \\
&= \frac{R(k * R) \frac{\partial R_d}{\partial V}}{R * R_d * (k * R + R_d)} = \frac{k * R}{R_d * (k * R + R_d)} * \frac{\partial R_d}{\partial V} < \frac{\partial R_d}{\partial V} \quad (1)
\end{aligned}$$

From the equation (1), the sensitivity of the equivalent resistance to the applied voltage can be effectively reduced. That is, the resistance of the equivalent resistor of the transistors 21 can be less sensitive to the change of the applied voltage VDD. Thus, the adjustable resistor device of FIG. 2 may be much more stable in operation.

It should be noted that a MOS transistor requires a much smaller area than a resistor. Thus, the adjustable resistor device of the embodiment of the present invention may require much smaller IC area and is much more suitable for use in an IC. Besides, since large-size switches are not needed, the stray capacitor effect may be reduced. In addition, the control signals may be provided by an external circuit. Alternatively, the magnitude of the control signal can be either predetermined or dynamically regulated.

FIG. 3 is a circuit diagram of an adjustable resistor device for use in an IC in according with another embodiment of the invention. As shown, this embodiment is similar to the previous one except that the MOS transistors are NMOS transistors in this embodiment.

Furthermore, although the previously described two embodiments in FIG.2 and FIG.3 are employing MOS transistors as equivalent resistor providers, they are not meant to serve as limitations. It should be

appreciated by one who is skilled in the art that other types of transistors, such as BJT or the like, may be substituted into the location of the MOS transistors to serve the same purpose when properly situated and designed.

5 Although the present invention has been explained in relation to its preferred embodiment, it is to be understood that many other possible modifications and variations can be made without departing from the spirit and scope of the invention as hereinafter claimed.